Abstract: Several new approaches for multi-hit delay-line-based time-to-digital converters (TDCs) are discussed and an input-sampled TDC architecture is realized in 45-nm SOI CMOS. The TDC is ...
一些您可能无法访问的结果已被隐去。
显示无法访问的结果一些您可能无法访问的结果已被隐去。
显示无法访问的结果
反馈